As the demand for multimedia applications has increased, embedded processor designs have evolved to provide high performance on media processing algorithms, such as image processing, video compression and decompression, voice processing, wireless communication, and so on. Cache memory and TLB memory systems are a key mechanism for improving overall system performance and low power consumption. A cache exploits the locality inherent in the reference stream of a typical application. Two primary types of locality are available, and the degree to which they can be exploited depends on program execution characteristics. The translation look-aside buffer (TLB) is an on-chip memory structure that caches only page table entries for recently used virtual to physical address translations. If the necessary translation information exists in the TLB, the system can translate an address without accessing the page table. Flash memory is non-volatile and can retain data even after system is powered off. Besides, it has many other features such as fast access speed, low power consumption, attractive shock resistance, small size, and lightweight.
Sprache
Verlagsort
Produkt-Hinweis
Broschur/Paperback
Klebebindung
Maße
Höhe: 220 mm
Breite: 150 mm
Dicke: 9 mm
Gewicht
ISBN-13
978-3-639-00609-4 (9783639006094)
Copyright in bibliographic data and cover images is held by Nielsen Book Services Limited or by the publishers or by their respective licensors: all rights reserved.
Schweitzer Klassifikation
He received the Ph.D degree from Yonsei Univ. in 2004. He is currently a professor in GyeongSang Natl. Univ. Korea. His research interests include advanced computer architectures, embedded systems, memory systems, and low power computing. He was published in three major biographical dictionaries, ABI, IBC and Marquis Who's Who in 2007.