The Second Edition of The Cache Memory Book introduces systems designers to the concepts behind cache design. The book teaches the basic cache concepts and more exotic techniques. It leads readers through someof the most intricate protocols used in complex multiprocessor caches. Written in an accessible, informal style, this text demystifies cache memory design by translating cache concepts and jargon into practical methodologies and real-life examples. It also provides adequate detail to serve as a reference book for ongoing work in cache memory design.
The Second Edition includes an updated and expanded glossary of cache memory terms and buzzwords. The book provides new real world applications of cache memory design and a new chapter on cache"tricks".
Rezensionen / Stimmen
"The Cache Memory Book, written by Jim Handy, a senior analyst for semiconductor memories at Dataquest Corporation, San Jose, California, provides designers with an in-depth analysis of cache approaches and implementation discussions." --Dave Burskey in ELECTRONIC DESIGN
"While written with the professional designer in mind, this book is easily accessible to interested laypeople. Its explanations about how caches work and the different policies that must be addressed by a cache designer are among the best Ive ever read. If you need to know how cache memory systems work, read The Cache Memory Book." --Bob Ryan in BYTE Magazine
Reihe
Auflage
Sprache
Verlagsort
Verlagsgruppe
Elsevier Science & Technology
Zielgruppe
Für Beruf und Forschung
Practitioners in the field of computer design, including system design engineers and memory design specialists. Also intended as a supplementary textbook for graduate level computer architecture courses.
Editions-Typ
Maße
Höhe: 229 mm
Breite: 152 mm
Gewicht
ISBN-13
978-0-12-322980-9 (9780123229809)
Copyright in bibliographic data and cover images is held by Nielsen Book Services Limited or by the publishers or by their respective licensors: all rights reserved.
Schweitzer Klassifikation
Jim Handy is a Principal Analyst for memories in Dataquest's Semiconductor group. He is a frequent lecturer and writer on the subject of cache memorydesign and is a patent holder in the cache design field.
What is Cache Memory? How are Caches Designed? Cache Memories and RISC Processors. Maintaining Coherency in Cached Systems. Cute Cache Tricks. Subject Index.