Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
Published on 27. June 2011
XIV, 263 pages
978-1-4419-8720-4 (ISBN)
Description
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications is the first book to show how to use high-level synthesis techniques to cope with the stringent timing requirements of complex high-throughput real-time signal and data processing. The book describes the state-of-the-art in architectural synthesis for complex high-throughput real-time processing. Unlike many other, the Synthesis approach used in this book targets an architecture style or an application domain. This approach is thus heavily application-driven and this is illustrated in the book by several realistic demonstration examples used throughout.
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications focuses on domains where application-specific high-speed solutions are attractive such as significant parts of audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multi-media, radar, sonar, etc. Moreover, it addresses mainly the steps above the traditional scheduling and allocation tasks which focus on scalar operations and data.
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications is of interest to researchers, senior design engineers and CAD managers both in academia and industry. It provides an excellent overview of what capabilities to expect from future practical design tools and includes an extensive bibliography.
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications focuses on domains where application-specific high-speed solutions are attractive such as significant parts of audio, telecom, instrumentation, speech, robotics, medical and automotive processing, image and video processing, TV, multi-media, radar, sonar, etc. Moreover, it addresses mainly the steps above the traditional scheduling and allocation tasks which focus on scalar operations and data.
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications is of interest to researchers, senior design engineers and CAD managers both in academia and industry. It provides an excellent overview of what capabilities to expect from future practical design tools and includes an extensive bibliography.
More details
Other editions
Additional editions
Werner Geurts | Francky Catthoor | Serge Vernalde
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
Book
09/2012
Springer
€160.49
Shipment within 7-9 days
Werner Geurts | Francky Catthoor | Serge Vernalde
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
Book
11/1996
Kluwer Academic Publishers
€160.49
Shipment within 15-20 days
Content
1 Introduction.- 1.1 Design of ASICs for high-throughput RSP.- 1.2 Overview and contributions of the book.- 2 Applications and Architecture.- 2.1 Characteristics of the application domain.- 2.2 The architectural style.- 2.3 Summary.- 3 The Underlying Synthesis Data Models.- 3.1 Operations and building blocks.- 3.2 Signal flow graph related issues.- 3.3 Summary.- 4 Literature Study.- 4.1 Traditional synthesis.- 4.2 Synthesis with accelerator data paths.- 4.3 Conclusions.- 5 The HLDM Script.- 5.1 The Cathedral-3 script.- 5.2 A script based approach.- 5.3 Initial flow graph transformations.- 5.4 ASU synthesis tasks.- 5.5 Motivation for the script.- 5.6 Synthesis of homogeneous architectures.- 5.7 Summary.- 6 Operation Clustering.- 6.1 Motivation.- 6.2 Related work.- 6.3 Operation clusters.- 6.4 Clustering techniques.- 6.5 Summary.- 7 Cluster to ASU Assignment.- 7.1 The cluster compatibility model.- 7.2 Solution techniques.- 7.3 Assignment in the presence of loops.- 7.4 Extensions.- 7.5 Summary.- 8 ASU Synthesis.- 8.1 The merging problem.- 8.2 Merging of a pair of structures.- 8.3 Extensions of pairwise merging.- 8.4 Ordering schemes for pairwise merging.- 8.5 N-way merging by iterative improvement.- 8.6 Summary.- 9 Demonstrator Designs.- 9.1 A 2 MHz ISDN modem.- 9.2 DCT/IDCT design for a videophone application.- 9.3 Address generation for a 2D motion estimator.- 9.4 Conclusions.- 10 Conclusions.- 10.1 Motivation of our approach.- 10.2 Contributions.- 10.3 Further work.- A Timing Analysis on Flow Graphs.- A.1 The model.- A.2 Timing vector algebra.- A.3 The critical path algorithm.- B The Constructive Clustering Algorithms.- B.1 Definitions.- B.2 Algorithms.- C Algorithms of the Assignment Chapter.- D Assignment Benchmarks.- D.1 The Silage code.- D.2 The results.- E Proof ofTheorem 8.1..- F ASU Synthesis Benchmarks.- F.1 Results for the pair-merging techniques.- F.2 Results for the ordering schemes.- F.3 Area correlation.- References.
