Sequential Logic and Verilog HDL Fundamentals
Published on 19. December 2017
860 pages
978-1-4987-3823-1 (ISBN)
Description
Sequential Logic and Verilog HDL Fundamentals discusses the analysis and synthesis of synchronous and asynchronous sequential machines. These machines are implemented using Verilog Hardware Description Language (HDL), in accordance with the Institute of Electrical and Electronics Engineers (IEEE) Standard: 1364-1995.
The book concentrates on sequential logic design with a focus on the design of various Verilog HDL projects. Emphasis is placed on structured and rigorous design principles that can be applied to practical applications. Each step of the analysis and synthesis procedures is clearly delineated. Each method that is presented is expounded in sufficient detail with accompanying examples. Many analysis and synthesis examples use mixed-logic symbols incorporating both positive- and negative-input logic gates for NAND (not AND) and NOR (not OR) logic, while other examples utilize only positive-input logic gates. The use of mixed logic parallels the use of these symbols in the industry.
The book is intended to be a tutorial, and as such, is comprehensive and self-contained. All designs are carried through to completion-nothing is left unfinished or partially designed. Each chapter contains numerous problems of varying complexity to be designed by the reader using Verilog HDL design techniques. The Verilog HDL designs include the design module, the test bench module that tests the design for correct functionality, the outputs obtained from the test bench, and the waveforms obtained from the test bench.
Sequential Logic and Verilog HDL Fundamentals presents Verilog HDL with numerous design examples to help the reader thoroughly understand this popular hardware description language. The book is designed for practicing electrical engineers, computer engineers, and computer scientists; for graduate students in electrical engineering, computer engineering, and computer science; and for senior-level undergraduate students.
The book concentrates on sequential logic design with a focus on the design of various Verilog HDL projects. Emphasis is placed on structured and rigorous design principles that can be applied to practical applications. Each step of the analysis and synthesis procedures is clearly delineated. Each method that is presented is expounded in sufficient detail with accompanying examples. Many analysis and synthesis examples use mixed-logic symbols incorporating both positive- and negative-input logic gates for NAND (not AND) and NOR (not OR) logic, while other examples utilize only positive-input logic gates. The use of mixed logic parallels the use of these symbols in the industry.
The book is intended to be a tutorial, and as such, is comprehensive and self-contained. All designs are carried through to completion-nothing is left unfinished or partially designed. Each chapter contains numerous problems of varying complexity to be designed by the reader using Verilog HDL design techniques. The Verilog HDL designs include the design module, the test bench module that tests the design for correct functionality, the outputs obtained from the test bench, and the waveforms obtained from the test bench.
Sequential Logic and Verilog HDL Fundamentals presents Verilog HDL with numerous design examples to help the reader thoroughly understand this popular hardware description language. The book is designed for practicing electrical engineers, computer engineers, and computer scientists; for graduate students in electrical engineering, computer engineering, and computer science; and for senior-level undergraduate students.
Reviews / Votes
"... thorough coverage of counter design. ... [a] good introductory text for Verilog."-Parag K. Lala, Texas A&M University-Texarkana, USA
"For the reader looking to succeed with understanding both the foundation of the principles of sequential logic along with the ability to apply these principles using Verilog HDL, this text is a guarantee to achieve those goals."
-Geri Lamble, Santa Clara University, California, USA
More details
Language
English
Place of publication
London
United Kingdom
Publishing group
Taylor & Francis Ltd
Target group
Professional and scholarly
Illustrations
822 s/w Abbildungen, 16 s/w Tabellen
16 Tables, black and white; 822 Illustrations, black and white
File size
25,59 MB
ISBN-13
978-1-4987-3823-1 (9781498738231)
Copyright in bibliographic data and cover images is held by Nielsen Book Services Limited or by the publishers or by their respective licensors: all rights reserved.
Schweitzer Classification
Other editions
Additional editions
Joseph Cavanagh
Sequential Logic and Verilog HDL Fundamentals
Book
10/2015
1st Edition
CRC Press
€261.50
Shipment within 15-20 days
Person
Joseph Cavanagh is an adjunct professor in the Computer Engineering Department at Santa Clara University, California, USA. He is the author of several textbooks, including Computer Arithmetic and Verilog HDL Fundamentals (2009), Digital Design and Verilog HDL Fundamentals (2008), Verilog HDL: Digital Design and Modeling (2007), and Sequential Logic: Analysis and Synthesis (2006), as well as a novel, The Computer Conspiracy.
Content
Introduction to Verilog HDL. Synthesis of Synchronous Sequential Machines 1 Using Verilog HDL. Synthesis of Synchronous Sequential Machines 2 Using Verilog HDL. Synthesis of Asynchronous Sequential Machines Using Verilog HDL. Synthesis of Pulse-Mode Asynchronous Sequential Machines Using Verilog HDL. Appendices.
