The Verilog Tm Hardware Description Language
Donald E. Thomas(Author)
Kluwer Academic Publishers
4th Edition
Published on 1. May 1998
Book
Mixed media product
376 pages
978-0-7923-8166-2 (ISBN)
Description
This is a revised edition of a standard text, which presents the language through examples illustrating the important styles of representation, including: structural models, behavioural models of combinational and sequential circuits for logic synthesis, FSM-datapath models, and cycle-accurate descriptions. A chapter on behavioural synthesis presents the use of cycle-accurate descriptions with these tools. This text can be used as a useful resource for engineers and students interested in describing, simulating, and synthesizing digital systems. The order of coverage of representation styles matches typical introductory courses (structural, synthesizable, FSM-datapath, cycle-accurate). An appendix with a tutorial workbook style is keyed into the introduction. For architecture courses, modelling of simple pipelined processors is presented. The pack includes a CD-ROM containing the VeriwellTM Verilog simulator, the Synplicity TM Synplify TM FPGA synthesis software, examples from the book in text and PDF format, and lecture slides in PDF format. Usage of the synthesis tool is time-limited; directions for obtaining an extended licence are provided.
The simulator and synthesis tools are available for several platforms.
The simulator and synthesis tools are available for several platforms.
More details
Edition
4th edition
Language
English
Place of publication
United States
Target group
College/higher education
Professional and scholarly
ISBN-13
978-0-7923-8166-2 (9780792381662)
Copyright in bibliographic data is held by Nielsen Book Services Limited or its licensors: all rights reserved.
Schweitzer Classification
Other editions
Additional editions

Donald E. Thomas | Philip R. Moorby
The Verilog® Hardware Description Language
E-Book
03/2013
4th Edition
Springer
€85.59
Available for download
Content
Verilog - a tutorial introduction; behavioural modelling; concurrent processes; logic level modelling; advanced timing; logic synthesis; behavioural synthesis; user-defined primitives; switch level modelling; projects. Appendices: tutorial questions and discussion; lexical conventions; Verilog operators; Verilog gate types; registers, memories, integers, and time; system tasks and functions; formal syntax definition.