Improving Performance and Reducing Power with Hardware Acceleration - Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow
Published on 30. December 2008
Book
Paperback/Softback
96 pages
978-3-639-10690-9 (ISBN)
More details
Language
English
Place of publication
Germany
Product notice
Paperback (trade)
Unsewn / adhesive bound
Dimensions
Height: 229 mm
Width: 152 mm
Thickness: 5 mm
Weight
141 gr
ISBN-13
978-3-639-10690-9 (9783639106909)
Copyright in bibliographic data and cover images is held by Nielsen Book Services Limited or by the publishers or by their respective licensors: all rights reserved.
Schweitzer Classification