
Practical & Real Time IP Routing Table Compression
Extending algorithms from digital logic synthesis
LAP Lambert Academic Publishing
Published on 11. January 2012
Book
Paperback/Softback
68 pages
978-3-8473-2152-1 (ISBN)
Description
In an attempt to slow the exhaustion of the Internet Protocol (IP) address space, Class-less Inter-Domain Routing (CIDR) was adopted. However, the decision to utilize CIDR also increases the size of the routing table, since it allows an arbitrary partitioning of the routing space. A scheme to reduce the size of routing table in the CIDR context is detailed. A well-known and highly e¿cient heuristic to perform 2-level logic minimization is extended to compress the routing table. IP routing table represented as a set of completely speci¿ed logic functions can be compressed to about 25% in size, while ensuring that routing table updates are handled in real-time. The resulting routing table can be used with existing routers without needing any change in architecture. By compressing the IP routing table as proposed, less complex hardware than Ternary CAM (TCAM) can be used to achieve exact functionality. This approach also reduces lookup latency by about 46%, hardware area by 9% and power consumed by 15% in contrast to a traditional TCAM based implementation.
More details
Language
English
Place of publication
Germany
Product notice
Paperback (trade)
Unsewn / adhesive bound
Dimensions
Height: 220 mm
Width: 150 mm
Thickness: 5 mm
Weight
119 gr
ISBN-13
978-3-8473-2152-1 (9783847321521)
Copyright in bibliographic data and cover images is held by Nielsen Book Services Limited or by the publishers or by their respective licensors: all rights reserved.
Schweitzer Classification
Persons
Kalyana C Bollapalli received B.Tech Electrical Engg from IIT Bombay and M.S. Computer Engg from Texas A&M Univ. His interests include low power techniques, circuit design & VLSI CAD algorithms. Sunil P Khathri obtained his degrees from IIT Kanpur, UT Austin and UC Berkeley. He is currently with Texas A&M Univ, with interests in VLSI design and CAD